


# AVR154 BLOCK DIAGRAM





D



C

B


A



REVISION	2	4	6
1	3	5	7
MODEL	1		
DESIGN	CHECK	APPROVE	DRAWING NO
J.T.BAEK		K.S.WEY	BLOCK DIAGRAM
	08.03.11	08.03.11	

SHEET 1/1


< BIAS T.R PCB >



CUP12027-2


<ETC>

CUP12027-1





< OPTICAL IN & RS-232 PCB >


CUP12027-6 ONLY AVR154/155 USE



< REGULATOR PCB >






CUP12027-5



AVR254/255/354/355 ONLY CUP12027-7 < REMOTE IN/OUT PCB >

MAIN TRANS



USA : AC120V 60Hz  
EUR : AC230V 50Hz



< TRANS PCB >

SUE  
2008.01.2


REVISION	2	4	6
	3	5	7
SCHEMATIC DIAGRAM			
MODEL	AVR x54/x55		
DESIGN	CHECK	APPROVE	DRAWING NO
J.T.B	Y.Y.W	K.S.W	CUP12027Z
08.01.22			(POWER)

# AVR154

harman/kardon




- IMPORTANT SAFETY NOTICES.**
- COMPONENTS IDENTIFIED BY  $\Delta$  MARK HAVE SPECIAL CHARACTERISTICS. IMPORTANT FOR SAFETY. WHEN REPLACING ANY OF THESE COMPONENTS USE ONLY MANUFACTURER'S SPECIFIED PARTS.
  - THE UNIT OF RESISTANCE IS OHM. K=1000 OHM, M=1000 KOHM
  - THE UNIT OF CAPACITANCE IS MICROFARAD. ( $\mu$ F)  $\mu$ F=10<sup>-6</sup> uF
  - THIS SCHEMATIC DIAGRAM MAY MODIFIED AT ANY TIME WITH THE IMPROVEMENT OF PERFORMANCE.



REVISION	2	4	6
1	3	5	7
SCHEMATIC DIAGRAM			
MODEL	AVR154/155		
DESIGN	CHECK	APPROVE	DRAWING NO
C.B.LEE	W.Y.YANG	G.S.WEY	2028SCLZ
07.05.28			(INPUT)


CUP12028Z






DATA	CS495**	Flash	SDRAM
EXT_D15/SD_D7	29	44	12
EXT_D14/SD_D6	30	42	11
EXT_D13/SD_D5	31	40	9
EXT_D12/SD_D4	34	38	6
EXT_D11/SD_D3	32	35	5
EXT_D10/SD_D2	35	33	5
EXT_D9/SD_D1	37	31	3
EXT_D8/SD_D0	39	29	2
EXT_D7/SD_D15	40	45	49
EXT_D6/SD_D14	41	43	48
EXT_D5/SD_D13	42	41	46
EXT_D4/SD_D12	43	39	45
EXT_D3/SD_D11	45	36	43
EXT_D2/SD_D10	46	34	42
EXT_D1/SD_D9	48	32	40
EXT_D0/SD_D8	49	30	39

Address	CS495**	Flash	SDRAM
EXT_A19	88	9	
EXT_A18	87	16	
EXT_A17	85	17	
EXT_A16	84	48	
EXT_A15	82	1	
EXT_A14/SD_A13	77	3	
EXT_A13/SD_A14	75	2	
EXT_A12/SD_A10	74	6	20
EXT_A11/SD_A12	55	4	
EXT_A10/SD_A11	56	5	19
EXT_A9/SD_A9	58	7	32
EXT_A8/SD_A8	59	8	31
EXT_A7/SD_A7	61	18	30
EXT_A6/SD_A6	62	19	29
EXT_A5/SD_A5	64	20	28
EXT_A4/SD_A4	67	21	27
EXT_A3/SD_A3	68	22	24
EXT_A2/SD_A2	70	23	23
EXT_A1/SD_A1	71	24	22
EXT_A0/SD_A0	72	25	21

REVISION	2	4	6
1	3	5	7
SCHEMATIC DIAGRAM			
MODEL	AVR154/155		
DESIGN	CHECK	APPROVE	DRAWING NO
C.B.LEE	W.Y.YANG	G.S.WEY	2028SCLZ
07.05.28			(DSP)






\* MODEL OPTION

MODEL	OP_A(PIN48)	OP_B(PIN98)	OP_C(PIN52)
AVR155	HIGH(R792)	LOW(R791)	LOW(R712)
AVR154	HIGH(R792)	HIGH(R790)	LOW(R712)
AVR155/230	LOW(R793)	LOW(R791)	HIGH(R711)
AVR154/230	LOW(R793)	HIGH(R790)	HIGH(R711)

REVISION	2	4	6
1	3	5	7
SCHEMATIC DIAGRAM			
MODEL	AVR154/155		
DESIGN	CHECK	APPROVE	DRAWING NO
C.B.LEE	W.Y.YANG	G.S.WEY	2028SCLZ
07.05.28			(CPU)



AVR154 CUP12030Z harman/kardon

\*HCF4053M013TR OPTION

INPUT	"ON" CHANNELS
I N H	C B A C B A
L L L	X X X NONE NONE NONE
L L L	L L L C X B X A X
L L L	L L L H C X B X A X
L L H	L L H C Y B X A Y
L L H	L L H H C Y B X A Y

HCF4053M013TR Connection Diagram

INPUT	"ON" CHANNELS
I N H	C B A C B A
L L L	X X X None None None
L L L	L L L C X B X A X
L L L	L L L H C X B X A X
L L H	L L H C Y B X A Y
L L H	L L H H C Y B X A Y
L H H	L H H C Y B X A Y
L H H	L H H H C Y B X A Y

JK43( = JK42 + JK43 + JK49)	AVR-145	CJ9R001Z
JK43( = JK42 + JK49)	AVR-245	CJ9P003Z
JK40( = JK40 + JK41 + JK45)	AVR-145 & AVR-245	CJ9R001Z

\*NJM2595M OPTION  
=>V\_MUTE "LOW" ACTIVE

FUNC.	SW1	SW2	SW3	SW4	SW5
VIDEO1	L	W	X	X	H
VIDEO2	H	L	X	L	H
VIDEO3	H	H	H	H	H
V4,POD	H	H	X	L	H
DVD	H	H	L	H	H

\* DEFINITION OF I2C REGISTER ( NJW1321 )

I2C BUS FORMAT

MSB	LSB	MSB	LSB	MSB	LSB	MSB	LSB
(S)W(T)	(S)lave Address(8BIT)	A(C)W(T)	DATA(8BIT)	A(C)W(T)	DATA(8BIT)	A(C)W(T)	R(W)T

SLAVE ADDRESS

MSB	Slave Address(8BIT)	MSB	Hex				
1	0	0	0	0	0	0	0

CONTROL REGISTER TABLE

NO.	D7	D6	D5	D4	D3	D2	D1	D0
DATA 1	PS1	PS2	AUX1	OUT1	AUX2	OUT2		
DATA 2	AUX0	AUX1	AUX2	AUX3				

<READ MODE>

NO.	D7	D6	D5	D4	D3	D2	D1	D0
DATA	PORT0	PORT1	PORT2	PORT3				

PS : POWER SAVE  
=> PS = 1 : POWER SAVE ON (OUT1, PS = 0 : POWER SAVE OFF (OUT ON)  
OUT : OUTPUT  
AUX : AUXILIARY (CONTROL SIGNAL OUTPUT)

REVISION	2	4	6
1	3	5	7





SCHEMATIC DIAGRAM SHEET

MODEL	AVR154, AVR155/230	5/6	
DESIGN	CHECK	APPROVE	DRAWING NO
S.H.Y	W.Y.Y	K.S.W	2030SCPZ
07.12.30	07.12.30	07.12.30	(VIDEO)


AVR154

harman/kardon


CUP12025Z



REVISION	2	4	6
1	3	5	7
SCHEMATIC DIAGRAM			
MODEL	AVR154/254/354		
DESIGN	CHECK	APPROVE	DRAWING NO
S.H.YANG	W.Y.YANG	G.S.WEY	2025SCDZ
07.12.07	07.12.07	07.12.07	(FRONT)




	A	B	CH-SEL0	CH-SEL1	INPUT
0	L	L	H	H	HDMI2(CH-D)
1	L	H	H	L	NO USE
2	H	L	L	H	HDMI1(CH-C)
3	H	H	L	L	HDMI3(CH-A)







RX SEL1 SEL0

RX-A	LOW	LOW
RX-B	LOW	HIGH
RX-C	HIGH	LOW
RX-D	HIGH	HIGH

ADDRESS 0(pin103) : LOW  
 ADDRESS 1(pin128) : HIGH  
 ADDRESS 2(pin1) : LOW  
 ADDRESS 3(pin38) : LOW  
 ADDRESS 4(pin39) : HIGH  
 ADDRESS 5(pin64) : HIGH  
 ADDRESS 6(pin65) : LOW




INH	A	B	CH-SEL0	CH-SEL1	INPUT
0	L	L	L	H	HDMI2(CH-D)
1	L	L	H	H	NO USE
2	L	H	L	L	HDMI1(CH-C)
3	L	H	H	L	HDMI3(CH-A)
4	H	X	X	X	Z_NONE



REVISION	2	4	6
1	3	5	7
SCHEMATIC DIAGRAM			
MODEL	AVR154/155		
DESIGN	CHECK	APPROVE	DRAWING NO
M.S.K	W.Y.Y	K.S.W	2034SCDZ
07.03.29	07.03.29	07.03.29	(HDMI)







GAIN	R561, R562, R563, R564, R565, R560
AVR154/155	1.8K
AVR255/355	1.6K

REVISION	1	2	3	SHEET
MODEL	AVR154/155/254/255/354/355			DRAWING NO
DESIGN	CHECK	APPROVE		
C.B.LEE	W.Y.YANG	G.S.WEY		1 / 1
07.08.23				

IMPORTANT SAFETY NOTICE:  
 IMPORTANT FOR SAFETY WHEN REPLACING ANY OF THESE COMPONENTS  
 USE ONLY MANUFACTURER'S SPECIFIED PARTS.  
 \* THE UNIT OF RESISTANCE IS OHM.  
 K=1000 OHM, M=1000 K OHM.  
 \* THE UNIT OF CAPACITANCE IS MICROFARAD (UF)  
 P.F.=10<sup>-12</sup> F.  
 \* THIS SCHEMATIC DIAGRAM MAY MODIFIED AT ANY TIME WHILE THE  
 IMPROVEMENT OF PERFORMANCE



# AVR154 WIRING DIAGRAM



REVISION	2	4	6
1	3	5	7
SCHEMATIC DIAGRAM			
MODEL	AVR154		
DESIGN	CHECK	APPROVE	DRAWING NO
J.T.B	W.Y.Y	K.S.W	WIRING DIAGRAM
08.03.11	08.03.11	08.03.11	1190SCDZ